

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS DE 1010 Alexandra, Vágnia 22313-1450 www.uspto.gov

APPLICATION NO.	THE DAY OF THE					
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
00/05/ 202	06/07/2001					
09/876,292		Mahalingam Nandakumar	TI 21090	0.525		

23494

7500

09/23/2003

TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265

EXAMINER
ORTIZ, EDGARDO

ART UNIT PAPER NUMBER

2815

DATE MAILED: 09/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/876,292

Applicant(s)

· Nandakumar Et.al.

Examiner

Edgardo Ortiz

Art Unit 2815

_	 	 	
į			
		7) (()	

	The MAILING DATE of this communication appears	s on the cover she	et with	the correspondence address		
	for Reply					
IHE	HORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.					
- Exten	nsions of time may be available under the provisions of 37 CFR 1.136 (a). In					
- If the	period for reply specified above is less than thirty (30) days, a reply within	. the etatutana	-f. 41-1- (0.0)	N. I		
- Failure	to reply within the set or extended period for reply will by statute, cause	ly and will expire SIX (6) N	MONTHS fro	rom the mailing date of this communication.		
- Will I	reply received by the Office later than three months after the mailing date of id patent term adjustment. See 37 CFR 1.704(b).	f this communication, eve	an if timely f	filed, may reduce any		
Status						
	Responsive to communication(s) filed on <u>Jun 23, 2</u>					
		ction is non-final.				
3)∐	Since this application is in condition for allowance closed in accordance with the practice under Ex pa	except for forma earte Quayle, 193	I matter 35 C.D.	rs, prosecution as to the merits is 11: 453 O.G. 213.		
Disposi	ition of Claims	•				
				is/are pending in the application.		
	4a) Of the above, claim(s)					
	Claim(s)					
6) X	Claim(s) <u>1-11</u>			is/are rejected.		
7) 📖	Claim(s)			is/are objected to.		
	Claims	are s	subject t	to restriction and/or election requirement.		
Applica	Application Papers					
	The specification is objected to by the Examiner.					
10)	The drawing(s) filed onis/are					
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) χ	The proposed drawing correction filed onApr 1	<i>1, 2003</i> is: a	a) 💢 app	proved b) \square disapproved by the Examiner		
	If approved, corrected drawings are required in reply t	to this Office actio	on.			
	The oath or declaration is objected to by the Exami	iner.				
	under 35 U.S.C. §§ 119 and 120					
	Acknowledgement is made of a claim for foreign pr	riority under 35 t	J.S.C. §	: 119(a)-(d) or (f).		
a) ☐ All b) ☐ Some* c) ☐ None of:						
	1. Certified copies of the priority documents have been received.					
2	2. Certified copies of the priority documents have	/e been received i	in Applic	cation No		
	3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).					
*See the attached detailed Office action for a list of the certified copies not received.						
14) 🗀	14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).					
a) ∟	a) The translation of the foreign language provisional application has been received.					
15) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. Attachment(s)						
		Interview Summe Notice of Informe				
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s).			al Patent Ap	polication (PTO-152)		
		O) [O.i.q,		,		

Application/Control Number: 09/876,292

Art Unit: 2815

DETAILED ACTION

This Office Action is in response to a request for reconsideration filed June 23, 2003.

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Art Unit: 2815

2. Claims 1-11 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-13 of Nadakumar et.al. (U.S. Patent No. 6,452,236) in view of Arimura et.al. (U.S. Patent No. 5,449,937). With regard to Claim 1 of the instant application, claim 1 of U. S. Patent No. 6,452,236 discloses an integrated circuit fabricated in a semiconductor of a first conductivity type, said circuit having at the surface at least one lateral MOS transistor bordered on each side by an isolation region and below said surface by a channel stop region, comprising a source and a drain each comprising at said surface two regions of the opposite conductivity type, one of said regions shallow and extending to the transistor gate, the other of said regions deeper and recessed from said gate, together defining the active area of said transistor and having a depletion region when reverse biased, another semiconductor region of said first conductivity, having a resistivity higher than the remainder of said semiconductor, extending laterally approximately from the inner border of the respective shallow region to the inner border of the respective recessed region, since claim 1 of U.S. Patent No. 6,452,236 discloses that the "another semiconductor region" extends from the "vicinity" of the recessed region to the "vicinity" of the other or shallow region, wherein "vicinity" inherently includes the inner borders, and said high resistivity regions extending vertically from a depth just below the depletion regions of said source and drain to approximately the top of said channel stop region.

Art Unit: 2815

However, claim 1 of U. S. Patent No. 6,452,236 fails to teach that the shallow regions are surrounded by an enhanced doping implant region of the first conductivity type and high resistivity regions within said enhanced doping implant region. Arimura discloses field effect transistor including n-type source and drain regions (13s, 13d), n-type lightly-doped regions (11s, 11d) and p-type enhanced doping implants (10) surrounding the lightly-doped regions. Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by claim 1 of U. S. Patent No. 6,452,236 to include first conductivity type enhanced doping implant regions that inherently contain high resistivity regions and which surround shallow regions of an opposite conductivity type, as clearly suggested by Arimura, in order to suppress short-channel effect (column 5, lines 9-10).

With regard to Claim 2 of the instant application, claim 2 of U. S. Patent No. 6,452,236 discloses a semiconductor of the first conductivity type that is a semiconductor epitaxial layer.

With regard to Claim 3 of the instant application, claim 3 of U. S. Patent No. 6,452,236 discloses a semiconductor material that is selected from a group consisting of silicon, silicon germanium, gallium arsenide and any other semiconductor material used in integrated circuit fabrication.

With regard to Claim 4 of the instant application, claim 4 of U. S. Patent No. 6,452,236 discloses regions of higher resistivity within the semiconductor of the first conductivity type that have a

Art Unit: 2815

resistivity at least an order of magnitude then the resistivity of said semiconductor of the first conductivity type.

With regard to Claim 5 of the instant application, claim 5 of U. S. Patent No. 6,452,236 discloses depletion regions that have a depth of about 40 to 50 nm from said surface so that the high resistivity regions extend vertically from about 50 to 150 nm from said surface.

With regard to Claim 6 of the instant application, claim 6 of U. S. Patent No. 6,452,236 discloses a semiconductor of the first conductivity type that is made of p-type silicon in the resistivity range from about 1 to 50 Ω cm and the source, drain and their extensions are made of n-type silicon.

With regard to Claim 7 of the instant application, claim 7 of U. S. Patent No. 6,452,236 discloses a semiconductor of the first conductivity type that has a dopant species selected from a group consisting of boron, aluminum, gallium and indium, while said source, drain, their extensions and said semiconductor of the first conductivity type have a dopant species selected from a group consisting of arsenic, phosphorus, antimony and bismuth.

With regard to Claim 8 of the instant application, claim 8 of U. S. Patent No. 6,452,236 discloses a semiconductor of the first conductivity type that is made of n-type silicon in the resistivity

Application/Control Number: 09/876,292

Art Unit: 2815

range from about 1 to 50 Ω cm and the source, drain and their extensions are made of p-type silicon.

With regard to Claim 9 of the instant application, claim 9 of U. S. Patent No. 6,452,236 discloses a semiconductor of the first conductivity type that has a dopant species selected from a group consisting of arsenic, phosphorus, antimony, bismuth and lithium, while said source, drain, their extensions and said regions of higher resistivity within said semiconductor of the first conductivity type have a dopant species selected from a group consisting of boron, aluminum, gallium, indium and lithium.

With regard to Claim 10 of the instant application, claim 10 of U. S. Patent No. 6,452,236 discloses a gate that has a narrow dimension from about 0.2 to 1.0 μ m, thus smaller than about 0.2 μ m.

With regard to Claim 11 of the instant application, claim 13 of U. S. Patent No. 6,452,236 discloses regions of higher resistivity that improve the ESD protection of the transistor without decreasing lath-up robustness or increasing inadvertent substrate current-induced body biasing of neighboring transistors. However, claim 13 of U. S. Patent No. 6,452,236 does disclose that the higher resistivity regions enhance the gain of the lateral bipolar transistor and the current needed for initiating thermal breakdown. It would be obvious to someone with ordinary skill in the art

Application/Control Number: 09/876,292

Art Unit: 2815

that these two conditions are inherently obtained with the structure as taught by U. S. Patent No.

6,452,236, since the claimed invention does not structurally or patentably distinguish from that

taught by the reference.

Response to Arguments

Applicant's arguments with respect to claims 1-11 have been considered but are moot in 3.

view of the new ground(s) of rejection.

Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Examiner Edgardo Ortiz (Art Unit 2815), whose telephone number is (703)

308-6183 or by fax at (703) 308-7724. In case the Examiner can not be reached by a direct

telephone call, you might call Supervisor Eddie Lee at (703) 308-1690. Any inquiry of a general

nature or relating to the status of this application should be directed to the Group 2800

receptionist whose telephone number is (703) 308-0956.

EO / AU 2815

9/15/03

Page 7